The layered semiconductor black phosphorus has attracted attention as a 2D atomic crystal that can be prepared in ultra-thin layers for operation as field effect transistors [1] [2] [3] . Despite the susceptibility of black phosphorus to photo-oxidation [4] , improvements to the electronic quality of black phosphorus devices has culminated in the observation of the quantum Hall effect [5] . In this work, we demonstrate the room temperature operation of a dual gated black phosphorus transistor operating as a velocity modulated transistor [6] , whereby modification of hole density distribution within a black phosphorus quantum well leads to a two-fold modulation of hole mobility. Simultaneous modulation of Schottky barrier resistance leads to a four-fold modulation of transconductance at a fixed hole density. Our work explicitly demonstrates the critical role of charge density distribution upon charge carrier transport within 2D atomic crystals.
The layered semiconductor black phosphorus has attracted attention as a 2D atomic crystal that can be prepared in ultra-thin layers for operation as field effect transistors [1] [2] [3] . Despite the susceptibility of black phosphorus to photo-oxidation [4] , improvements to the electronic quality of black phosphorus devices has culminated in the observation of the quantum Hall effect [5] . In this work, we demonstrate the room temperature operation of a dual gated black phosphorus transistor operating as a velocity modulated transistor [6] , whereby modification of hole density distribution within a black phosphorus quantum well leads to a two-fold modulation of hole mobility. Simultaneous modulation of Schottky barrier resistance leads to a four-fold modulation of transconductance at a fixed hole density. Our work explicitly demonstrates the critical role of charge density distribution upon charge carrier transport within 2D atomic crystals.
Black phosphorus (bP) is an elemental allotrope and a direct bandgap semiconductor with a puckered, honeycomb layer structure [7, 8] that can be exfoliated down to atomic few-layer thickness [1-4, 9, 10] . Although bP is the most thermodynamically stable allotrope of phosphorus, photo-oxidation in the presence of water, oxygen and visible light is known to degrade bP with a reaction rate that increases as bP layer thickness decreases [4] . Several materials have been used to encapsulate bP in order to protect it against photo-oxidation, including hexagonal boron-nitride [11] [12] [13] , aluminum oxide [14] , parylene [4] , and poly-methylmethacrylate [15] . Recent works have also shown that 2D hole transport can be achieved in a single 2D sub-band within an accumulation layer of many-layer bP [11, 13, 15] , effectively combining 2D transport characteristics with the increased chemical stability of many-layer bP. These advances have culminated in the observation of the quantum Hall effect in bP [5] . Nonetheless, further understanding and control of transconductance, carrier mobility and contact resistance in bP field effect transistors (FETs) is desired.
We report here an experimental investigation of the transport characteristics of bP FETs with an asymmetric dual gate geometry consisting of top and bottom gate electrodes. The top gate is found to be effective in modulating the back gate FET transfer characteristics, including both field effect mobility and Schottky barrier contact resistance. The mobility modulation effect enables operation of the dual gate bP FET as a velocity modulated transistor (VMT), first proposed by Sakaki [6] to overcome the limitation on transistor switching frequency imposed by the channel transit time of charge carriers. Mobility modulation has since been demonstrated in GaAs/AlGaAs heterojunctions [16] , wide GaAs/AlGaAs quantum wells [17] , silicon-on-insulator FETs [18] and the LaAlO 3 /SrTiO 3 interface [19] . Room temperature VMT operation in silicon-on-insulator FETs has been demonstrated with up to 1.4-fold mobility modulation [18] . Asymmetric dual-gate bP FETs exhibit a two-fold mobility modulation at room temperature, and the underlying mechanism is modulation of hole density distribution with the naked bP quantum well channel of the bP FET, and a resultant modulation of scattering by charged impurities within the gate oxide, surface roughness, and other spatially dependent scattering mechanisms. Simultaneously, bP FETs exhibit strong Schottky barrier modulation. First conclusively observed in carbon nanotube FETs [20] , Schottky barrier modulation has recently been shown to dominate off-state conductance of bP FETs [21] . The combined effects of mobility modulation and Schottky barrier modulation of dual-gate bP FETs enables four-fold transconductance modulation at a fixed carrier density of 4 × 10 11 cm −2 .
Nanometer-scale bP crystals were exfoliated using a polydimethylsiloxane (PDMS) stamp technique in a glove box environment [15] , and transferred to degenerately doped Si/SiO 2 wafers functionalized with hexamethyldisilazane (HMDS) layer. The hydrophobic HMDS layer aids in protecting the freshly cleaved surface of the bP from water adsorbates on the SiO 2 surface, and suppresses charge transfer doping that would otherwise lead to hysteresis and instability in FET characteristics [22] . Further micro-fabrication was performed to define contact electrodes, a top gate structure, and final encapsulation. An optical image of a typical bP FET in a multiple terminal geometry is shown in Fig. 1(a) prior to top gate fabrication and in Fig. 1(b) after top gate fabrication. The thickness of the bP layer under the top-gate of the bP FET was determined to be 32 nm by atomic force microscopy, as shown in Fig. 1(c) . A schematic of the complete bP FET structure is displayed in Fig. 1(d) . Encapsulating the bP layer between an HMDS functionalized SiO 2 /Si substrate and an optically opaque gate stack was found to effectively mitigate degradation due to photo-oxidation. The I − V characteristics of our bP FETs were stable over a period of six months. Quasi-dc charge transport measurements were performed at room temperature. Fig. 2 shows the I − V characteristics of the device shown in Fig. 1 . The measured two-terminal source-drain current I versus sourcedrain bias voltage V SD is plotted in the Fig. 2 (a) with 0 V applied to the top and bottom gates. The linear I − V SD characteristic indicates ohmic, or quasi-ohmic, behaviour of the contact electrodes. The two-terminal conductance G 2p as a function of top gate voltage V T G is plotted in Fig. 2 (b) , demonstrating strong conductance modulation consistent with electron conduction and a negligible hysteresis. Gate leakage currents were recorded simultaneously in all of our charge transport experiments, never exceeding 5% of the source-drain current and generally being much lower than the source-drain current. The two-terminal conductance G 2p at a constant bias current of 4 µA as a function of back gate voltage V BG is plotted in Fig. 2 (c) with top gate voltage held at V T G =-4V, 0V and +4V. The room temperature conductance modulation reaches two orders of magnitude, and there is minimal hysteresis in conductance as back gate voltage is swept at a rate of ±1 V/s, which we attribute to the HMDS functionalization of the oxide layer below the bP. The threshold voltages for the onset of electron and hole conduction is modulated by the applied top gate potential. An increasingly negative top gate voltage results in increased back gate threshold voltages for both electron and hole conduction, as expected.
We investigated the dependence of the bP FET conductance as a function of both top and bottom gate voltages. The measured two-point conductance G 2p is plotted in Fig. 2(d) as a colour contour versus both V T G and V BG . An insulating region (dark) is visible in the contour plot, corresponding to minimal mobile carrier density within the bP channel. With V BG < 0 V and V T G < 0 V, both gate potentials induce holes within the bP to result in strong hole conduction, identified as p / p in Fig. 2(d) . In contrast, with V BG > 0 V and V T G > 0 V, both gate potentials induce electrons and electron conduction is unambiguously observed, identified as n / n. The top gate voltage can also be used to induce opposite carrier type to that induced by the bottom gate, identified as p / n and n / p in Fig. 2(d) .
The top gate potential influences the back gate threshold voltage for both hole and electron conduction over a narrow range -2 V< V T G <2 V, beyond which the top gate voltage has comparatively little influence upon channel conductance. The inability of the top gate to induce electron or hole conduction over the back gate voltage range -40 V< V BG <-10 V indicates that the charge carriers induced by the top gate are of very low mobility and may to a large extent be localized at charge traps. The Al 2 O 3 atomic layer deposition process takes place under strongly oxidative conditions that may be responsible for the introduction of charge traps and scattering centres at the top bP surface. The asymmetric behaviour of the asymmetric dual gate bP FET is distinct from the symmetric behaviour of symmetric dual gate bP FETs [23] .
Self-consistent Schrödinger-Poisson calculations combining an effective mass theory for bP and a mean-field approximation to Coulomb interactions were employed to gain further insight into the behaviour of the dual gated bP FET. Effective masses for bulk bP determined by cyclotron resonance experiments [24] were used in our calculations. The band diagram and volumetric hole density with the bP layer are shown in Fig. 3(a) at T =300 K for a negative back gate voltage and positive top gate voltage adjusted to induce a total hole density of p = 10 12 cm −2
and a total electron density n = 10 12 cm −2 . Under these bias conditions, a p / n junction is formed vertically within the bP layer, with holes (electrons) confined at the bottom (top) of the bP. If conduction is strongly suppressed at the top surface due to ALD processing, hole conduction will dominate. Moreover, the top gate potential is screened by the electrons within the inversion layer at the top surface, as observed in our experimental data with V T G >2 V. The band diagram and volumetric hole density are shown in Fig. 3(b) at T =300 K with gate voltages adjusted to induce a total hole density of p = 10 12 cm −2 and flat bands at the top surface. The holes are less tightly confined to the bottom of the bP layer under these conditions. The top gate voltage is no longer screened by induced electrons, and will therefore modulate the threshold back gate voltage for the onset of hole conduction, as observed in our experiments for -2 V< V T G <2 V. The band diagram and volumetric hole density with the bP layer are shown in Fig. 3(c) at T =300 K for negative back gate and top gate voltages adjusted to induce a total hole density of p = 10 12 cm −2 distributed symmetrically within the structure. The top gate potential is screened from influencing the hole density at the bottom of the bP layer, and the volumetric hole density extends within the bulk of the bP layer. At the hole density p = 10 12 cm −2 used for our calculations, the Fermi temperature T F = p/(k B m * /πh 2 ) = 126 K for holes accumulating within a single 2D sub-band. Analysis of 2D sub-band population reveals that two 2D subbands are substantially populated for the carrier densities accessed in our calculations, leading to non-degenerate carrier statistics at room temperature.
The transistor parameters of the bP FET were investigated in greater detail at T =300 K. Fig. 4 (a) shows the two-terminal back gate transconductance g m = ∂I SD /∂V BG plotted versus the mobile hole density p BG = C BG (V BG − V T h )/e induced by the back gate voltage, with a threshold voltage V T h that is dependent upon top gate voltage, and back gate capacitance C BG = 11.5nFcm −2 . The top-gate voltage strongly modulates the back-gate transconductance at fixed hole density. We measured the 4-point conductance G xx in our multiterminal bP FET. The field effect mobility extracted from 4-point conductance µ 4p = ∂G xx /∂(C BG V BG ) is plotted in Fig. 4 (b) versus the induced hole density p BG .
At low hole densities p BG < 4 × 10 11 cm −2 , the mobility increases as expected from the onset of percolation in the vicinity of the conduction threshold. At high hole densities, p BG > 8 × 10 11 cm −2 , the hole mobility falls with increasing carrier density, consistent with surface roughness scattering [25, 26] . The hole mobility is also modulated up to two-fold by the top gate voltage, with maximum mobility reached at V T G = −4V , the most negative top gate voltage applied in our experiments. From our Schrödinger-Poisson calculations at comparable hole density, we can infer that a negative top gate potential induces a hole accumulation layer at the top of the bP layer and that the volumetric hole density is spread throughout the bP layer. The hole accumulation layer induced at the top of the bP layer may contribute to the screening of trapped charge, reducing charged impurity scattering and enhancing mobility for holes within the bulk of the bP. The screening of trapped charge and concomitant increase of carrier mobility has been previously observed in bP by introduction of a graphene layer in close proximity to the bP layer, by which means significantly enhanced bP hole mobility has been observed [5] . From the sample geometry and the combined measurement of two-point conductance G 2p and four-point conductance G xx , the contact resistance R C was determined and is plotted in Fig. 4 (c) versus mobile hole density p BG . As anticipated, the contact resistance to the hole gas within the bP layer decreases monotonically as the hole density within the bP layer increases. In addition to this expected trend, the top-gate potential is found to be effective at modulating the contact resistance at fixed hole density. The top gate electrode is ideally place for efficient electrostatic coupling to the region of carrier injection from contact electrode to the bP layer, as seen in Fig. 1 . Our measurements of contact resistance is in accord with the electrostatically gated Schottky barrier model that has been successfully employed in the study of carbon nanotubes [20] , ultra-thin body silicon FETs and bP FETs [21] in two-point geometry. Unlike these previous studies, the effect of charge carrier distribution upon carrier injection into a low-dimensional FET channel is directly observed.
The observation of mobility modulation effects in dual gate bP FETs demonstrates the capacity for bP to function as a room temperature VMT. Moreover, charge density distribution is seen to play an important role in the charge transport properties of 2D atomic crystals. The exposed surfaces of naked quantum well structures derived from 2D atomic crystals can lead to a strong spatial dependence of charge carrier scattering rates. In the specific case of bP, the bandgap range accessible by quantum confinement is ideal for applications in electronics, thermoelectrics and opto-electronics [27] . Band gap tuning of bP by a giant Stark effect [28] and by hydrostatic pressure [8, 29] have also been demonstrated, leading to a transition from direct gap semiconductor to Dirac semimetal in the extreme limit. The engineering of charge carrier distribution and confinement by externally applied potentials within thin bP layers adds a new means by which to tune and design bP quantum well device properties. b) The field effect mobility µ4p of the same device on a log-log scale versus pBG at fixed top gate voltages at T =300 K. A two-fold enhancement in mobility is achieved by tuning top gate potential. c) The contact resistance RC of the same device versus pBG at fixed top gate voltage. A two-fold modulation in contact resistance is observed as top gate voltage is tuned.
METHODS
The bP crystals were 99.998% purity from Smart Elements (Vienna, Austria). Nanometer-scale bP crystals were first exfoliated using a polydimethylsiloxane (PDMS) stamp technique [15] . The exfoliation was performed inside a nitrogen glove box with O 2 and H 2 O concentration below 5 ppm. The thin bP crystals were transferred to degenerately doped Si/SiO 2 wafers that were previously dehydrated at T = 150
• C under vacuum and functionalized with a hexamethyldisilazane (HMDS) layer. Electrodes contacting the bP were defined using standard electron beam lithography (EBL) followed by 5 nm Ti/ 80 nm Au metal deposition. A top gate di-electric layer of 25 nm Al 2 O 3 was deposited atop the bP by atomic layer deposition (ALD) at 150
• C through an EBL defined window. A top gate metal layer was defined by a further EBL step followed by metal deposition (5nm Ti/ 80 nm Au). A final encapsulation by 300 nm of copolymer (methyl methacrylate) and 200 nm of polymer (polymethyl methacrylate) was performed at the end fabrication process.
Charge transport measurements were performed using quasi-dc excitation with a semiconductor parameter analyzer and vacuum probe station (P ∼ 10 −4 Torr) at room temperature. A standard ac lock-in measurement technique was also used to measure FET conductance at a bias current I SD = 1 µA and a frequency f = 13.013 Hz at T = 77 K in a liquid nitrogen cryostat. After all electronic characterization, described further below, the encapsulating polymer layers were removed with warm acetone and atomic force microscopy (AFM) was performed within a glove box environment.
